




$\overline{PSEN}$ sélectionne la mémoire programme externe
 $\overline{RD}$ sélectionne la mémoire donnée externe

3A83 → setb P3.1
setb P3.0
ret

3A88 setb P3.1
clr P3.0

3A8D setb P3.0
clr P3.1
ret

□

3A9F

3AB0

4540 4600 4684 47FE
45AC 461F 46C0 473B

ejection CD

~~l3F7B~~


cli 37H.

mov 08h, #01Fh.

hlll l3951



mov 008, #00Fh.

hlll. l3951



LCC 32
80C32.

data.



PLCC 32
27C256.

0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	10
1011	11
1100	12
1101	13
1110	14
1111	15

18 H. play
on 1F h.

P1.0	2	40	VCC
P1.1	3	43	P1.0/A0
P1.2	4	42	P1.1/A1
P1.3	5	41	P1.2/A2
P1.4	6	40	P1.3/A3
P1.5	7	39	P1.4/A4
P1.6	8	38	P1.5/A5
P1.7	9	37	P1.6/A6
RESET	10	36	P1.7/A7
RxD P3.0	11	35	EA
TxD P3.1	13	33	ALE
INT0 P3.2	14	32	PSEN
INT1 P3.3	15	31	P2.7/A15
T0 P3.4	16	30	P2.6/A14
T1 P3.5	17	29	P2.5/A13
WR P3.6	18	28	P2.4/A12
RD P3.7	19	27	P2.3/A11
XTAL2	20	26	P2.2/A10
XTAL1	21	25	P2.1/A9
VSS	22	24	P2.0/A8

enure 12C

L3991.

mov A, 008H. 0A.
setb data.

clr rnb
mov rp, #008H.

L3999

clr clk.

rlc A.

mov data, C

nop.

setb clk

djnz Rb, L3999

setb rnb.

memore
08H = buffer. 12C

20H.	BBH.
42H.	18H.
44H.	10H.
40H.	26H.
42H.	30H.
1EH.	62H.
1CH.	00H.
1BH.	01H.
B3H.	C2H.
DBH.	
1FH.	
DEH.	
1AH.	

C6, 14, 30, 28, B3, DE, 6B
AA, 42, 50,

L63A1

lcall L8C83

play?

JNC L63B5

MOV 008, #1F

; motor mode play mode.

Lcall L3991

MOV 008, #005h

; V5 = 1.

lcall P3991

MOV A, #00th

RET.

L63b5

MOV A, 01Bh.

JNZ L63C8.

JNB 035h, L63C5

MOV 1Bh, #07Dh

CLR 035h.

CLR A

RET.

STANDARD MODE PIN-OUT ASSIGNMENT

Standard Mode Pin-Out Assignment if pin 38 is tied to V_{ss}.

Pin	Pin Name	Type	Comments	Pin	Pin Name	Type	Comments
1	V _{ss}	P	V _{ss}	21	UD[3]	B	D3
2	RAD[6]	O	RA6	22	UD[4]	B	D4
3	RAD[7]	O	RA7	23	UD[5]	B	D5
4	RAD[8]	O	RA8	24	UD[6]	B	D6
5	RAD[9]	O	RA9	25	UD[7]	B	D7
6	RAD[10]	O	RA10	26	URS	I	RS
7	RAD[11]	O	RA11	27	URDB	I	/RD
8	RAD[12]	O	RA12	28	UWRB	I	/WR
9	RAD[13]	O	RA13	29	UCSB	I	/CS
10	RAD[14]	O	RA14	30	UNITB	O	/INT
11	RAD[15]	O	RA15	31	V _{ss}	P	V _{ss}
12	RWEB	O	/RWE	32	RESETB	I	/RESET
13	V _{ss}	P	V _{ss}	33	HCSB	I	/ENABLE
14	ROEB	O	/ROE	34	HWBB	I	/HWR
15	N/C	-	Unused	35	HRDB	I	/HRD
16	RD[7]	B	IO8	36	HCMDB	I	/CMD
17	RD[6]	B	IO7	37	HWAITB	O	/WAIT
18	RD[5]	B	IO6	38	RDYENB	O	/DIEN
19	RD[4]	B	IO5	39	HSTENB	O	/STEN
20	RD[3]	B	IO4	40	HEOPB	O	/EOP
21	RD[2]	B	IO3	41	RCSB	O	/RCS
22	RD[1]	B	IO2	42	-	O	Unused
23	RD[0]	B	IO1	43	V _{ss}	P	V _{ss}
24	V _{ss}	P	V _{ss}	44	HD[7]	B	HD7
25	XIN	I	EXTAL	45	HD[6]	B	HD6
26	XOUT	O	XTAL	46	HD[5]	B	HD5
27	TEST1	I	TESTA	47	HD[4]	B	HD4
28	ENHANCE	I	0:Standard 1:Enhanced	48	HD[3]	B	HD3
29	DCSEL	I	CSEL	49	HD[2]	B	HD2
30	DLMSL	I	LMSL	50	HD[1]	B	HD1
31	V _{dd}	P	V _{dd}	51	HD[0]	B	HD0
32	DLRCK	I	LRCK	52	V _{dd}	P	V _{dd}
33	DSDATA	I	SDATA	53	HSELDRQB	I	/SELDRQ
34	DBCK	I	BCK	54	RAD[0]	O	RA0
35	N/C	-	Unused	55	RAD[1]	O	RA1
36	DC2PO	I	C2PO	56	RAD[2]	O	RA2
37	MCK	O	MCK	57	RAD[3]	O	RA3
38	UD[0]	B	D0	58	RAD[4]	O	RA4
39	UD[1]	B	D1	59	RAD[5]	O	RA5
40	UD[2]	B	D2				

ENHANCED MODE PIN-OUT ASSIGNMENT

Enhanced Mode Pin-Out Assignment if pin 28 is tied to Vdd.

Pin	Pin Name	Type	Comments	Pin	Pin Name	Type	Comments
1	V _{ss}	P	V _{ss}	28	V _{ss}	P	V _{ss}
2	RAD[6]	O	RA6	29	UD[3]	B	D3
3	RAD[7]	O	RA7	30	UD[4]	B	D4
4	RAD[8]	O	RA8	31	UD[5]	B	D5
5	RAD[9]	O	RA9	32	UD[6]	B	D6
6	RAD[10]	O	RA10	33	UD[7]	B	D7
7	RAD[11]	O	RA11	34	URS	I	RS
8	RAD[12]	O	RA12	35	URDB	I	/RD
9	RAD[13]	O	RA13	36	UWRB	I	/WR
10	RAD[14]	O	RA14	37	UCSB	I	/CS
11	RAD[15]	O	RA15	38	UNITB	O	/INT
12	RWEB	O	/RWE	39	V _{ss}	P	V _{ss}
13	V _{ss}	P	V _{ss}	40	RÉSETB	I	/RESET
14	ROEB	O	/ROE	41	HCSB	I	/ENABLE
15	HA1	I	Host Address 1	42	HWRB	I	/HWR
16	RD[7]	B	IO8	43	HRDB	I	/HRD
17	RD[6]	B	IO7	44	HA0	I	Host Address 0
18	RD[5]	B	IO6	45	HDRQ	O	Host Data Request
19	RD[4]	B	IO5	46	HDRQEB	O	Host DRQ Enable
20	RD[3]	B	IO4	47	HFBLB	O	Host First Byte Latch
21	RD[2]	B	IO3	48	HFBC	O	Host First Byte Cycle
22	RD[1]	B	IO2	49	RCSB	O	/RCS
23	RD[0]	B	IO1	50	HRSTB	O	Reset from Host
24	V _{ss}	P	V _{ss}	51	V _{ss}	P	V _{ss}
25	XIN	I	EXTAL	52	HD[7]	B	HD7
26	XOUT	O	XTAL	53	HD[6]	B	HD6
27	EJECT	I	Disk Door Eject switch	54	HD[5]	B	HD5
28	ENHANCE	I	0: Standard 1: Enhanced	55	HD[4]	B	HD4
29	DCSEL	I	CSEL	56	HD[3]	B	HD3
30	DLMSEL	I	LMSL	57	HD[2]	B	HD2
31	Vdd	P	Vdd	58	HD[1]	B	HD1
32	DLCK	I	LECK	59	HD[0]	B	HD0
33	DSDATA	I	SDATA	60	Vdd	P	Vdd
34	DBCK	I	ECK	61	HSELDREQ	I	/SELDREQ
35	HDACKB	I	Host Data Acknowledge from DMA controller	62	RAD[0]	O	RA0
36	DCZPO	I	CZPO	63	RAD[1]	O	RA1
37	MCK	O	MCK	64	RAD[2]	O	RA2
38	UD[0]	B	D0	65	RAD[3]	O	RA3
39	UD[1]	B	D1	66	RAD[4]	O	RA4
40	UD[2]	B	D2	67	RAD[5]	O	RA5

CRS63 Panasonic .

Centre LMJB 0187A

NH27C256N - 120 .

3130

CR-5620.80W . → fiducial
CR562.bim .

μC [11] MN 1882410 V9E / 446A3910
Japan.

SANYO LC 98000 . / A 916 45BUG

[11] MN 662710 RA / 446 U5I 25

National AN 8803 NSB

Sharp LH 5P 864 V-80.

[11] 8388 SR .

764C00 .

4N05 .

LS244 . LS00
LS245 LS 95

6285 FS / 4B26 .

5216 485 on centre LMJB 0187B

CD-Rom. GCD-R420 Goldstar

● Samsung KS9241 / 340. @ 33,8 MHz.
Samsung KS9211B / 414B + TDA 1311A (DAC)
Motorola MPC 1715 FB
Goldstar GSH 643327G / 6433278A25F @ 20 MHz
Sony CXA 1082 BQ.
JRC 2120 4021 G
JRC 3415 4054 D.
● JRC 4560 4045 B
Sony CXA 1081 Q.

Switch

VR. TE $\emptyset$ TEI FE $\emptyset$ FEI

● Switch.

TOFF SEAR TEST GND
